CMAS Lab

Indian Institute Of Technology Roorkee

Spacer Optimization using a Neuro-Pso Approach for Improving FinFET Repeater Performance in On-Chip Global MLGNR Interconnects


Journal article


Asha Kumari Jakhar, Avirup Dasgupta, Rohit Sharma, Sourajeet Roy
Electrical Design of Advanced Packaging and Systems Symposium, 2024

Semantic Scholar DOI
Cite

Cite

APA   Click to copy
Jakhar, A. K., Dasgupta, A., Sharma, R., & Roy, S. (2024). Spacer Optimization using a Neuro-Pso Approach for Improving FinFET Repeater Performance in On-Chip Global MLGNR Interconnects. Electrical Design of Advanced Packaging and Systems Symposium.


Chicago/Turabian   Click to copy
Jakhar, Asha Kumari, Avirup Dasgupta, Rohit Sharma, and Sourajeet Roy. “Spacer Optimization Using a Neuro-Pso Approach for Improving FinFET Repeater Performance in On-Chip Global MLGNR Interconnects.” Electrical Design of Advanced Packaging and Systems Symposium (2024).


MLA   Click to copy
Jakhar, Asha Kumari, et al. “Spacer Optimization Using a Neuro-Pso Approach for Improving FinFET Repeater Performance in On-Chip Global MLGNR Interconnects.” Electrical Design of Advanced Packaging and Systems Symposium, 2024.


BibTeX   Click to copy

@article{asha2024a,
  title = {Spacer Optimization using a Neuro-Pso Approach for Improving FinFET Repeater Performance in On-Chip Global MLGNR Interconnects},
  year = {2024},
  journal = {Electrical Design of Advanced Packaging and Systems Symposium},
  author = {Jakhar, Asha Kumari and Dasgupta, Avirup and Sharma, Rohit and Roy, Sourajeet}
}

Abstract

Spacers are often used in fin-shaped field effect transistors (FinFETs) to increase the ON current at the cost of higher parasitic capacitances. In this paper, a neural network assisted particle swarm optimization technique called neuro-PSO is developed to optimize the geometrical and material parameters of spacers in order to enhance the performance of FinFET based repeaters in on-chip global MLGNR interconnects. The proposed neuro-PSO approach is able to achieve a much smaller power delay product of MLGNR interconnects while requiring a smaller repeater area than what is possible when no spacers are used.


Share

Tools
Translate to